

Verilog HDL for IC Design and Verification

Course	:	Verilog HDL for IC Design and Verification
Duration	:	3-4 days (5-7hrs/day)
Dates	:	As per mutual agreement.
Time	:	5 Hr/Day (Minimum)
Eligibility	:	BE/BTech/ME/MTech (CSE / E&TC / Electronics), Third year, Final year students.
Objectives		Learn fundamental of digital and about IC design flow. Learn about Verilog language. Learn Modeling, Design, Verification concepts.
Results:		
		At the end of training session you will be able to write your own Design and Verification environment in Verilog, Verilog is commonly used in most of the IC design industry compared with other HDL like VHDL. Students will get benefit of early knowledge before going to Industry.
Skills developed:		
	AAAA	Basics of Digital electronics IC design flow. Deign and Verification knowledge. Verilog as language.



Quick review of Digital Electronics How simulator works. **Basic Semiconductor Theory** Event Oueue and Delta ٠ • • Fabrication process – CMOS Procedural block and synthesis issues. • **CMOS** Transistors basics • Blocking and non-blocking assignments with **Digital** Logic event queue • Modelling delays in HDL (inertial and **Experiment : Design circuit using CMOS** transport) • Boolean algebra LAB 5 : and gate with inertial delay • Sequential and combinational logic LAB 6 : and gate with transport delay • IC design flow introduction **Procedural statement** Verilog language detail study If..else, case, forever, repeat, while, disable • What is HDL? ٠ and synthesis issues. • What is LRM LAB 7: 8 bit adder design and synthesis Verilog HDL design flow. • • How to write combinational logic • HDL modelling techniques with always block and synthesis issues. Verilog History and lexical conventions ٠ LAB8 - Design MUX using always with • Simulation and synthesis ? continuous assignment Verilog modelling structure LAB9 - Design MUX using assign • Verilog models, Verification structure ٠ Verilog gate level primitive. Specification, top level view of DUT and TB Function and task in combinational logic. ٠ LAB 1: How to interpret SPECIFICATION ٠ Zero delay loops • Latches in synthesis Lexical Conventions **LAB10 - Experience latches** Language essential (White space, identifiers, • Example of async. Adder and subtracter number, System task and function, compiler directive) How to write sequential logic LAB 2 : `timescale ٠ Types of sequential logic • Basic DFF design with synchronous reset. **Basic code structure** • DFF with a-synchronous reset. Module, port, instantiation ٠ LAB 11 : DFF with synchronous reset Parameterise modules. • LAB 12 : DFF with asynchronous reset 2001 and 95 style of module declaration. Level sensitive models • LAB 3 : Module declaration Shift registers and synthesis with blocking ٠ and non-blocking assignments. Verilog data types Example of synchronous adder and ٠ Net and Variable subtracter Resolution type • LAB 13 : 8 bit counter design Multidimensional arrays **Procedural calls : task and function** LAB 4 : 2D array memory model User defines calls • User define function, scope and synthesis . **Procedural assignment and statements** issues. Procedural block overview ٠ LAB 14 : 7 segment display initial block

• User define task

always block and sensitivity list

assign statement

Delay timing control

•

•

• Task and testbench example of adder.



Simulation timings

- Type of delays, flop-flop, combinational, interconnect delays.
- Timings at RTL modeling.
- Timings after synthesis
- Cell library design and specify block
- Netlist and SDF
- Post layout timings

LAB 15 : Counter synthesis and SDF annotation

Bi-directional and tri-state buffers

- tri in verilog
- SoC interconnecting bus architecture.
- tri-state implementation with simple bus example
- tri-state with assign statement.
- tri-state with always block

LAB 16 : Memory design with inout data bus

How to write FSM

- FSM types
- Mealy and Moore machine.
- Example of sequence detection circuit
- Design state machine.
- Write FSM (Sequential and combinational block of state mechine)
- Writing one-hot example of FSM
- LAB 16: Sequence detector FSM design

How to write test benches

- What is TB
- Verification flow review.
- Advance verification architecture
- Step by step sequence detector testbench
- TB clock generation.
- TB reset generation.
- TB data generation and dummy model.
- TB comparator or scoreboard.
- Compiler directives used in TB
- Memory initialization used in TB
- \$monitor and \$strobe used in TB
- force release used in TB
 - File IO in TB

LAB 17 – Write TB for FIFO

CPLD and FPGA

- Target technology
- Why programmable logic is required
- programmable logic fundamental understanding
- PAL, CPLD, FPGA architecture
- Spartan3an architecture overview
- Examples to use Sparten3an FPGA board.

LAB 18 – LED, LCD, Keyboard or switch control. Etc.



Advantages of training to college students, and Industry people.

- 1. It is necessary for all engineers to have knowledge about IC design and Verification flow, iMCT will insist students to take insight of VLSI world and learn most popular HDL language in industry.
- 2. This will be a common training activity for CSE and electronics students. It will be added advantage for their curriculum and they could get good opportunities in the best organizations to work with. Though this activity will be added advantage, it is not out of syllabus and scope for students.
- 3. Students can develop on chip advanced protocols and implement more design and verification specific methodologies.
- 4. iMCT is the 1st organization who is delivering such training programs based on industry projects and not available in the educational system till the date with such a low cost solutions.
- 5. iMCT will help in setting up lab IC design and this will help students to do experiments in house rather then going out for some institute.
- 6. Training will be given by iMCT's highly experience engineering resource.



Prerequisite:

- **4** Machines installed with Window OS for students.
- ModelSim or QuestaSim, and any synthesis tool available in collage Lab.

NOTE:

- The training will be conducted by iMCT's expertise and delivered to only college students and staff.
- **4** Time for training can be extended if required.
- Training will be conducted in the premises of collage/University, it is expected that collage will provide required logistics like classroom, lab room with all prerequisite like computer, software, LCD projector.
- If students want to take training in iMCT/STP premises need to intimate 15 days before the training schedule.
- We have other courses RTOS with ARM 7, Mobile Computing Technology and mini OS, Advance topics like System-Verilog for chip Verification, Open Source Verification Technology for IC design. Please contact us for more details.

Mrs. Prajakta Pathak Head, iMCT, Pune Mobile: 09611561828 Mail-id: prajakta@imct.in